16th Int'l Symposium on Quality Electronic Design
نویسندگان
چکیده
Digital systems have numerous advantages over analog systems including robustness, resiliency against operational variations. However, one of the most popular hardware security primitive, PUF, has been an analog component. In this paper, we propose the concept of digital PUF where the core idea is to intentionally use high-risk synthesis to induce defects in circuits. Due to the effect of process variation, each manufactured digital implementation is unique with high probability. Compared to the traditional delay based PUF, the induced defects in circuit are permanent defects that guarantee the fault-based digital PUF resilient against operational variations. Meanwhile, our proposed design takes advantage of the digital functionality of the circuits, thus, easy to be integrated with digital logic. We experiment on the standard array multiplier module. Our standard security analysis indicates ideal security properties of the digital PUF.
منابع مشابه
10th Int'l Symposium on Quality Electronic Design
Chenyue Ma, Bo Li, Lining Zhang, Jin He, Xing Zhang, Xinnan Lin, and Mansun Chan 1 The Micro& Nano Electronic Device and Integrated Technology Group, The Key Laboratory of Integrated Microsystems, Shenzhen Graduate School of Peking University, Shenzhen, P. R .China; 2 TSRC, Key Laboratory of Microelectronic Devices and Circuits of Ministry of Education, Institute of Microelectronics, EECS, Peki...
متن کامل13th Int'l Symposium on Quality Electronic Design
Bias temperature instability (among other problems) is a key reliability issue with nanoscale CMOS transistors. Especially in sensitive circuits such as sense amplifiers of SRAM arrays, transistor aging may significantly increase the probability of failure. By analyzing the Current Based Sense Amplifier circuit and Voltage-Latched Sense Amplifier circuit through HSPICE simulations, we observe t...
متن کامل12th Int'l Symposium on Quality Electronic Design
This paper presents a new model for the statistical analysis of the impact of Random Telegraph Noise (RTN) on circuit delay. This RTN-aware delay model have been developed using Pseudo RTN based on a Markov process with RTN statistical property. We have also measured RTNinduced delay fluctuation using a circuit matrix array fabricated in a 65nm process. Measured results include frequency fluctu...
متن کامل10th Int'l Symposium on Quality Electronic Design
In this paper challenges observed in 65nm technology for circuits utilizing subthreshold region operation are presented. Different circuits are analyzed and simulated for ultra low supply voltages to find the best topology for subthreshold operation. To support the theoretical discussions different topologies are analyzed and simulated. Various aspects of flip-flop circuits are described in det...
متن کامل10th Int'l Symposium on Quality Electronic Design
Guidelines for distributing a buck converter rectifier for application to three-dimensional (3-D) circuits is described. The 3-D rectifier exploits the properties of transmission lines to generate and distribute power supplies to different planes. As compared to a conventional rectifier, the proposed rectifier circuit only requires moderately size capacitors without the use of onchip inductors....
متن کامل